In this paper, we investigate the key issues in raising the on/off current ratio and increasing the output current. A 1 V operated inverter composed of an enhancement-mode space-chargelimited transistor (SCLT) and a depletion-mode SCLT is demonstrated using the self-assembled monolayer modulation process. With a bulk-conduction mechanism, good bias-stress reliability, and good bending durability are obtained. Finally, key scaling-up processes, including nanoimprinting and blade-coated nanospheres, are demonstrated.
Review of a solution-processed vertical organic transistor as a solid-state vacuum tube 1 . Introduction
Organic field-effect transistors (OFETs) and vertical transistors
In the past two decades, there has been a search for transistors with low cost solution fabrication and a low temperature process that are compatible with flexible substrates. Solutionprocessed organic semiconductor (OSC) film can be deposited by low cost printing technologies including ink-jet printing and patterned blade coating [1] [2] [3] . A large number of OSCs were developed with good solubility for thin-film deposition using low temperature solution processing [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] [20] [21] [22] . Carrier transport in a solution-processed OSC material is the slow hopping process and the typical field-effect mobility in a solution-processed OFET is usually around 0.05-2 cm 2 V −1 s −1 [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17] [18] [19] . The low mobility limits the output current as well as the driving ability of OFETs. Moreover, the operating voltage of OFETs is usually higher than 10 V [12] [13] [14] [15] [16] [17] [18] [19] , which is too high to develop low power circuitry. A low voltage and high mobility OFET is therefore needed. Recently, new material and a crystal growth technique have been proposed to significantly improve the mobility in OSCs and mobility as high as 10-40 cm 2 V −1 s −1 is achieved [23, 24] . However, only a few reports successfully demonstrate high mobility and low operating voltage simultaneously [10, 11] . In addition to conventional OFET, organic transistors with a vertical channel have been developed to realize low operating voltage and high output current. The output current in conventional OFET is inversely proportional to channel length. Even with a low carrier mobility, reducing channel length can effectively increase the output current. However, for producing submicron-meter channel length, an expensive lithography process is required. The high production cost limits the development of short-channel OFET.
In the past decade, several ideas on vertical channels organic transistors are reported in order to solve the dilemma of performance and cost together with processing temperature. In the vertical channel structure, the channel length is no longer defined by the source-drain distance parallel to the substrate but perpendicular to it. Its length is therefore defined by the thickness of the thin film, which can be easily made in the nanometer scale. In principle, such short channel length allows good transistor performance despite the low carrier mobility. Typically, a good organic vertical transistor can deliver an output current density of 50 mA cm −2 at an operating voltage of 5 V [25] . Due to the different current flow directions and the different operating mechanisms, the performance of the vertical organic transistor cannot be directly compared with that of the OFET. Kleemann et al reported a comparison of a pentacene-based vertical transistor and a pentacene OFET [26] . The transconductance of pentacene-based vertical transistors is 10 times higher than that of pentacene OFETs. It is noted that the pentacene OFET exhibits a low operating voltage and mobility as 0.3 cm 2 V −1 s −1 ; such performance is similar to those OFET reported by Klauk et al [27] . For circuitry applications, since the size of the entire vertical transistor can be determined by the minimum resolution, it may deliver a higher packing density than the conventional OFET. The three overlapped electrodes in vertical transistor may cause a certain parasitic capacitance; however, high frequency operation was also reported to verify the feasibility of the vertical transistor in circuitry applications [28] .
Detailed comparisons with the related works on vertical organic transistors are given below. We use Type A and Type B, shown in figures 1(a) and (b), to represent a metal-base transistor ((MBT), also known as a hot carrier transistor) and a vertical organic field-effect transistor (VOFET), respectively. Type C in figure 1(c) represents the space-chargelimited transistor (SCLT) and static-induced transistor (SIT). Organic transistors in Type A structure usually suffer from poor performance or reliability [29, 30] . Recently, a vertical organic triode is demonstrated in Type A structure by using C 60 as the active layer. Low operating voltage of 3 V and high frequency operation (bandwidth as 100 kHz and unity gain frequency as 1.5 MHz) are achieved [31, 32] . Moreover, a high current gain is achieved by depositing Al film on an OSC layer with a nano-textured surface to form a permeable Al base film with numerous pores (diameter as 20 nm) [32] . VOFET in Type B structure [25, 33, 34] was first proposed by Yang et al to use LiF super-capacitor as the dielectric. Recently demonstrated VOFETs in Type B structure utilize carbon nanotube or graphene as the source electrode, showing promising device performance of high on/off current ratio and output current density. The modulation of the contact barrier between a nanotube (or graphene) source electrode and an OSC layer by a gate electrode at the bottom of the device controls the current flowing through the device. At the same time, a new VOFET using photolithographic technology has also been reported. Conventional photolithographic technology with micrometer resolution was used to pattern source and drain electrode with numerous metal/insulator/metal structure to provide a suitable localized control of the current flow [26] . Moreover, for display and lighting applications, light-emitting transistors were also realized by connecting a VOFET with a light-emitting diode, or by simply using lightemitting materials as the active layer in VOFET [35] [36] [37] [38] .
Type C structure is also a successful transistor structure, particularly with the SCLT architecture. SCLT is a solid-state version of a vacuum tube, which realizes the high performance solid-state vacuum tube in the important area of solution-processed low mobility semiconductors. Our group with co-workers continuously reported progress in SCLTs since 2006 [35, [39] [40] [41] [42] [43] [44] [45] [46] [47] [48] [49] [50] [51] . In this paper, we focus on introducing the solution-processed SCLT to develop low power circuitry on glass or a plastic substrate. Key issues to raise the on/off current ratio and to increase output current are emphasized. The 1 V operated inverter, composed of an enhancementmode SCLT and a depletion-mode SCLT, is fabricated. Acceptable reliability and bending durability are demonstrated. Nevertheless, key process development in SCLTs, including nanoimprint and blade-coated nanospheres, are also shown to indicate a promising large-area technology to realize low cost SCLT circuitry in the near future.
Operation principle and fabrication procedure of SCLT

Operation principle of SCLT
Before the creation of the transistor, the vacuum tube triode dominated the area of electronics. The device structure of a vacuum tube triode is shown in figure 2(a) . In a vacuum tube triode, there is no background carrier in the vacuum. All the electrons come from the thermionic emission from the heated cathode. Under forward bias, electrons are thermally emitted into the vacuum from the cathode as the space charge and are collected by the anode or collector plate. The collector current is modulated by a grid base electrode between the heated cathode and the cold plate collector. The potential barrier for electrons can be created in the grid opening despite the forward bias of the collector. The SCLT is a solid-state version of the vacuum tube triode. The device concept of a vacuum tube triode is transformed into an OSC device with the structure shown in figure 2(b) . The heated cathode becomes the emitter electrode with Ohmic contact. The vacuum becomes the valence band of an intrinsic (i.e., undoped) OSC, the grid base becomes a metal with Schottky contact to the semiconductor, and finally the collector becomes an electrode with Ohmic contact or Schottky contact. The bottom electrode can be used as the emitter, as shown in figure 2(b) , or the collector, while the top electrode serves as the emitter. The vertical channel between the emitter and the collector is defined by the thickness of organic film. The intrinsic semiconductor and vacuum have one thing in common: there is no background carrier and all currents are carried by the injected carriers, which form a net space charge region. It is noted that the solid-state implementation of the vacuum tube was done by Shockley as early as the 1950s [52] , soon after the invention of the field-effect transistor (FET). Apparently, due to the high mobility of silicon and germanium, such an idea is completely wiped out by the success of FET and a host of other alternative device concepts. Here, through the realization of SCLTs, the solid-state vacuum tube is proved to be a practical transistor in the area of solution-processed low mobility semiconductors.
When discussing the current in a vertical organic diode, two major mechanisms should be considered. One is the Schottky emission model and the other is the space-chargelimited model, which are injection limited and bulk limited, respectively [53, 54] . The Schottky emission model plays a dominant role when the contact barrier height between the electrode and semiconductor material is higher than 0.25 eV. When the contact between the injection electrode and the organic semiconducting layer is nearly Ohmic contact, the space-charge-limited model dominates the current behavior [55] . In SCLTs, because an Ohmic contact is formed between the injection electrode and semiconducting layer, the current is hence believed to be governed by a space-charge-limited current (SCLC). With low mobility, by solving the approximate solution of the Poisson equation and the continuity equation in a thickness of L under bias V, SCLC can be expressed by equation (1) where ∈ 0 and ∈ r are the permittivity of the free space and the relative dielectric constant, respectively. Because of the steep downhill potential energy profile between the base and the collector, the collector current is controlled by the SCLC between the emitter and the base opening. This is why this transistor was called the SCLT.
To investigate the operation mechanism, a two-dimensional simulation of an SCLT is completed using Silvaco TCAD. The simulated structure is shown in figure 3(a) . The thickness of the poly(4-vinyl phenol) (PVP) layer (L PVP ) is controlled at 300 nm and the vertical channel length (L) is controlled at 750 nm. The emitter is the top electrode with a work function as 5.2 eV, representing MoO 3 /Al in the real case. The collector is the bottom electrode with a work function as 4.7 eV, representing indium tin oxide (ITO) in the real case. The organic channel layer exhibits parameters as poly(3-hexylthiophene-2,5-diyl) (P3HT), a p-type OSC. For the P3HT layer in this simulation, the hole mobility is 10
and the electron mobility is 10 −6 cm 2 V −1 s −1 . The highest occupied molecular orbital and lowest unoccupied molecular orbital levels of P3HT are 5 and 3 eV, respectively. To simulate the channel performance without parasitic leakage, the Al base is surrounded by an ideal insulator, Al 2 O 3 . When base-to-emitter potential (V BE ) changes from +3 to −3 V, the channel potential profile along the A-A′ position is as shown in figure 3 The solid lines denote a formed potential barrier to impede hole transport from emitter to collector. The saturation behavior of an SCLT can also be investigated by simulating the channel potential profile at different V CE voltages, as show in figure 3(c). The SCLT operates while V BE is −0.6 V and V CE changes from −0.25 to −5 V. Figure 3 (c) shows the simulated potential profile from emitter to collector at the central vertical channel. With a fixed V BE , when V CE changes from −0.25 to −1.5 V, the potential profile gradually lowers down to allow the increase of the channel current. However, when V CE varies from −1.5 to −5 V, the potential profile from emitter to base is fixed. The increase of voltage drop only changes the potential distribution from base to collector. The holes injected from the emitter are controlled by the potential profile between emitter and base. Hence, with V BE fixed as −0.6 V, the output current becomes saturated when V CE changes from −1.5 to −5 V. The corresponding simulated output characteristics are shown in figure 3(d) and the saturation curve can be observed. The saturation behavior in an SCLT is controlled by the channel potential profile and the channel potential profile is influenced by V BE and V CE simultaneously.
Fabrication process of SCLT
The fabrication process flow of the SCLT is shown in figures 4(a)-(f). P-type OSC is used in the channel region. Here, we use colloidal lithography to fabricate the base electrode with nanometer pores [56] . In this report, this process is used to fabricate the SCLT in sections 3-5. An advanced process using nanoimprint or using blade-coating colloidal lithography will be discussed later in section 6. First, a bottom electrode such as ITO or MoO 3 /Al is deposited on the substrate. A layer of PVP is then deposited on the bottom electrode to serve as an insulating layer (figure 4(a)). Following the thermal annealing treatment to cross-link PVP, the colloidal lithography technique is used to create the porous base electrode. A thin surface modification layer (a thin P3HT) is coated on PVP to modify the surface energy (not shown). Then, polystyrene (PS) spheres are adsorbed on the substrate to serve as the hard mask for the following Al The detail process to form high density self-assembled PS spheres on a PVP substrate (with a surface modification layer as a thin P3HT) is shown in figure 4(g) and is explained hereafter. First, the substrate with P3HT-modified PVP is dipped inside the ethanol solution of spheres for 90 s. Some of the spheres are adsorbed on the substrate surface. The wet substrates are then taken out of the ethanol and dipped into boiling isopropyl alcohol (IPA) to rinse away the spheres that are not adsorbed. The wet substrate is then taken out. Ideally, there is now a monolayer of spheres immersed in a thin layer of IPA. Because of the Coulomb repulsion among the charged spheres, they are supposed to be separated. Finally, nitrogen gas is used to blow-dry the hot IPA. The heating of IPA to the boiling point shortens the drying time in the last step, such that the hydrostatic pulling of the spheres to form aggregate has no time to happen before drying.
The porous base electrode is the key point of an SCLT. For all devices in sections 3-5 in this paper, the dipping method shown in figure 4(g) is used to form disordered non-closedpacked PS spheres. Although good device performance can be demonstrated with the dipping method, this method is only applicable for small area (1 cm 2 ) devices because of the poor uniformity over a large area. As a result, in section 6, nanoimprint and blade-coated PS spheres are developed to fabricate SCLTs to facilitate future development over a large area.
Key issues to determine the performance of SCLT
Enhancing the metal grid control over vertical channel
In an SCLT, as shown in figure 3(b) , the on and off states are decided by the potential profile in the vertical channel. If the semiconductor is a p-type material, a negative bias on the base electrode (metal grid electrode) facilitates the turn-on state and a positive base bias turns off the vertical channel. Ideally, with a perfect insulating layer surrounding the base electrode, one can always increase the base bias (either positive or negative) to reach the required on and off states. However, in the real case, we need to avoid the breakdown of the insulating layer and hence, we can only apply a limited bias range on the base electrode. Enhancing the base control ability within a limited bias range is therefore one of the keys to achieve high on/off current ratio.
In our previous works, we demonstrated the step-by-step investigation to improve base control ability in SCLTs. The first trial is to reduce the overall operating voltage by greatly removing the carrier injection barrier between emitter electrode and OSC. As shown in figure 5(a) , after treating ITO with oxygen plasma, P3HT is deposited onto the substrate immediately to ensure an Ohmic contact between plasmatreated ITO and P3HT [57] . Without an injection barrier, the vertical channel can be turned on at a collector-to-emitter voltage (V CE ) lower than 1 V.
The low V CE is also important for realizing low leakage current in an SCLT during the off-state. Under off-state operation, the leakage current in an SCLT comprises three possible leakage paths: (1) the leakage between base and emitter electrodes, (2) the leakage between base and collector electrodes, and (3) the leakage between collector and emitter electrodes. The first leakage current is determined mostly by the leakage current through PVP insulating layer and hence is usually low until PVP breakdown. The second leakage is also low when the P3HT thickness between collector and base is large enough and when the surface of Al base is oxidized during the oxygen plasma-etching process. The third leakage current is usually the dominant leakage current during offstate and is controlled by the potential barrier in the vertical channel. According to the theory of the vacuum tube, the potential barrier for holes is a linear combination of grid and collector potential λV BE + V CE , where λ is related to the geometry design [58] . Suppressing V CE reduces the influence of V CE over potential barrier and hence improves the V BE control over the potential barrier as well as the leakage current. In figure 5(d) , when an Ohmic contact is formed in an emittersemiconductor interface, a small V CE bias is needed to turn on the vertical channel; hence, an improved V BE control over the vertical channel is achieved. An on/off current ratio larger than 10 000 is obtained.
After understanding the preceding mechanism, one can easily consider further improvements to the base control ability by increasing the aspect ratio of the vertical channel. First, in figure 5(b) , the thickness of PVP is increased from 60 to 200 nm. The thickness of P3HT also increases from 120 to 350 nm. According to equation (1), the three times increase of P3HT thickness will lead to a 27 times decrease of current density. However, we also found that the hole mobility in thick P3HT is larger than that in thin P3HT. Hence, an increase P3HT from 120 to 350 nm leads to a 10 times decrease of output current density. The increase of vertical dimension not only reduces the vertical field, but also improves the PVP-insulating property. Hence, the base bias can be applied with a larger potential range without causing a breakdown in the PVP layer. The larger base bias further pushes the on/off current ratio to be 300 000 ( figure 5(e) ). Then, the diameter of the vertical channel is reduced from 200 to 100 nm, as shown in figure 5(c) . Here, to deliver an ultimate base control, a low density PS sphere is used to avoid the leakage due to sphere accumulation. As shown in figure 5(f) , the base control ability over the channel is improved and the switching swing can be as small as 96 mV dec −1 , which is close to the theoretical limit (60 mV dec −1 ) of the subthreshold swing in conventional silicon MOSFET [59] . The output current density in figure 5(f) is low because the PS sphere density is quite low. In the future, an ordered pore structure with high density can be produced using nanoimprint technology. It is noted that, to ensure a high enough current gain (500-1000), the base voltage range is limited to keep the base current 2-3 orders lower than the output current. For example, with the output current of 10 mA cm −2 , the base current is kept lower than 0.01 mA cm −2 .
Improving chain packing or molecular alignment in vertical channel
OSC molecules or polymers generally contain conjugated π-systems formed by the overlapping of carbon 2p z orbitals in a planar σ-framework resulting from the bonding interaction of sp 2 hybridized carbon atoms. Charge transport between OSC molecules or polymers depends on the electronic coupling, that is, the overlapping of the HOMOs (highest occupied molecular orbitals) or LUMOs (lowest occupied molecular orbitals) of the neighboring π-moieties. Thus, charge transport between organic molecules is highly anisotropic, much higher in the direction of π-stacking than the other directions [60, 61] . Increasing the crystallinity and preferably aligning the π-stacking direction with the conducting channel are important issues in improving the performance of the device. In standard FET configuration, the charges transport horizontally along the substrate surface and great efforts are devoted to align the π-stacking direction along the substrate plane. Mobility around 0.1 cm 2 V −1 s −1 is achieved for the polymer and 1 cm 2 V −1 s −1 for small molecules. In an SCLT with vertical channels, the mobility vertical to the substrate plane, rather than along the plane, is what matters. Therefore, it is preferential to have the π-stacking in the vertical direction along the channel cylinder ( figure 6(a) ).
In our previous work, we observed a grid-induced crystallinity in P3HT by using a slow drying process with a highboiling-point solvent. The 0-0 to 0-1 peak intensity ratio, S R , observed in the PL (photoluminescence) spectrum is usually an indicator for P3HT chain packing [62, 63] . As shown in figure 6 (b), with vertical channel structure (i.e., grid structure), slow-drying P3HT exhibits a much better chain packing than the fast-drying one. As shown in figure 6(c) , SCLC mobility is also obviously enhanced by using the slow drying process with dichlorobenzene (DCB) and DCB solvent annealing. The improved P3HT ordering in the grid structure can be explained by improved π-π stacking due to nanoconfinement-induced chain alignment. The nanostructureinduced crystallinity in P3HT was also reported by several other groups [64] [65] [66] .
On the other hand, in conventional OFET, a selfassembled monolayer is usually applied on a gate insulator to help the alignment of OSC molecules. The increased concentration of highly oriented crystals in P3HT or poly [5,58- bis(3-alkyl-2-thienyl)-2,28-bithiophene] with hexamethyldisilazane-treated or octadecyltrichlorosilane (OTS)-treated gate dielectric was reported [67] . We therefore combine the gridinduced crystallinity and SAM-enhanced crystallinity in an SCLT ( figure 6(d) ). The concept, however, can be also applied on other vertical organic devices such as photovoltaic cells, organic light-emitting diodes, photo detectors, etc. After the formation of grid structure with colloidal lithography and plasma etch down process, OTS SAMs is applied onto the samples by soaking the samples in OTS solution (solvent: toluene). To compare the drying process, we use spin coating or blade coating to put P3HT onto the SAM-treated substrates. P3HT is dissolved in chlorobenzene with various concentrations. Then, a MoO 3 /Al dual layer is evaporated onto the samples to serve as the emitter electrode.
We deposit P3HT using the blade-coating method instead of the spin-coating method. Without the spinning, there is no centrifugal force to interrupt the alignment interaction between the SAM molecules and P3HT molecule. An output current of 50 mA cm −2 with an on/off current ratio of 10 000
can be obtained at 2 V for OTS-treated SCLTs with bladecoated P3HT. The SCLC mobility with/without OTS treatment and different P3HT deposition processes are compared in figure 6 (e). OTS treatment increases the SCLC mobility to be about one order larger than the mobility in STD (standard without SAM) devices. The out-of-plane grazing incidence x-ray diffraction spectra also indicate an improved P3HT ordering for the OTS-treated sample [46] . Figures 6(f) and (g) show SEM images of the STD-SCLT and OTS-SCLT, respectively. P3HT nanorods with clear edges can be observed at the OTS-SCLT. However, there is some narrow spacing at sidewall areas of the STD-SCLT. Obviously, OTS treatment also improves the P3HT pore filling. It is summarized that SAM treatment on a vertical channel sidewall provides grid-induced/SAM-induced crystallinity effect, improves pore filling, and hence increases the SCLT output current. So far, however, the improved chain packing does not exhibit a significant face-on orientation to provide the π-stacking in the vertical direction. It is expected that the output current can be further enhanced if the π-stacking in the vertical direction can be achieved in future works. Recently, Ho and Tao reported the crystallization of rubrene on a nanopillar surface and successfully demonstrated a vertical channel rubrene transistor [68] . The vertical sidewalls of the nanopillar significantly enhance the crystallinity of rubrene. Moreover, as shown in the schematic diagram in figure 7 (a) and the SEM image in figure 7(b) , columnar-like rubrene crystals were found to grow against the substrate with their long-axes near parallel to nanopillars. Vertical organic transistors based on the rubrene crystals exhibit a high output current density of 78 mA cm −2 and an on/off current ratio of 10 3-4 .
Low-voltage-operated inverter
Since an SCLT can be operated at a low operating voltage with a good-enough on/off ratio, it is promising to evaluate SCLTs for both low cost circuitry and for active-matrix display. In the following sections, experimental results demonstrating the inverter performance, reliability, lifetime, and bending durability on flexible substrate are investigated. Finally, the fabrication of a metal grid for large-area processing is introduced. So far, there is still no successful report on solutionprocessed organic n-type vertical transistors; hence, the vertical channel inverter will be composed of one enhancementmode (normally off) SCLT and one depletion-mode (normally on) SCLT. There are several approaches to moderate the turn-on voltage of an SCLT. One possible approach is changing the pore diameter. As shown in figure 5(f) , reducing the diameter from 200 to 100 nm influences the turn-on voltage of an SCLT. With V BE biased at 0 V, an SCLT with a 200 nm pore diameter is almost turned on, while an SCLT with 100 nm pore diameter is close to be turned off. However, considering process simplification, it is beneficial to produce both enhancement-mode and depletion-mode SCLTs on one identical substrate. Unifying the pore diameter is hence required to avoid complex metal grid processing. An additional method to tune the turn-on voltage can be found in figure 8 (a) when we compare the transfer characteristics of the STD-SCLT and OTS-SCLT. OTS treatment not only improves chain packing to increase output current, but also causes a left shift of the turn-on voltage. Hence, the SCLT inverter composed of one STD-SCLT (enhancement-mode) and one OTS-SCLT (depletion-mode) is fabricated on one identical substrate. One possible integration process to combine the STD-SCLT and OTS-SCLT is shown in figure 8(d) . The oxygen plasma etching down process is divided into two steps: one before SAM treatment and one after SAM treatment. OTS-treated channels in the depletion-mode SCLT are protected from the second plasma-etching step with a shadow mask. The transfer characteristics of the integrated STD-SCLT and OTS-SCLT on one substrate are shown in figure 8(a) . Connecting the STD-SCLT and OTS-SCLT can successfully deliver a gain of 13 in the voltage transfer characteristics in figure 8(b) . It is noted that, in figure 8(c) , the inverter formed by connecting the STD-SCLT and OTS-SCLT on separate substrates can deliver a gain as high as 38. The partial shielding of the two-step oxygen plasma by using shadow mask in figure 8(d) can be improved by developing alternative process in the near future.
Bias-stress reliability, lifetime, and bending durability
In this section, we first demonstrate the bias-stress effect (BSE) of the SCLT and investigate the underlying mechanism. It is noted that, to investigate intrinsic device reliability, the BSE is measured in a nitrogen box to simulate a good passivation condition. For both the STD-SCLT and OTS-SCLT, positive base bias (V B = +1.0 V) was applied for 4300 s. During this time, collector and emitter were biased at V C = 0 V and V E = −1.5 V, respectively. Both two devices exhibit quite stable performances under positive bias stress, the shift of transfer characteristics is almost not noticeable ( figure 9(a) ). Under negative bias stress (i.e., on-state stress), the STD-SCLT without SAM treatment exhibits only a 0.05 V shift after 3000 s stress, as shown in figure 9(b) . Compared with a typical polythiophene FET that has a 3-10 V shift during bias stress, in the STD-SCLT, the 0.2 V on-voltage shift is rather small. In conventional OFET, channel carriers are accumulated at the semiconductordielectric interface. BSE is usually due to the defect generation and charge trapping when high density carriers continuously flow through the channel. In the SCLT, channel current flows through the semiconductor bulk region, not at the semiconductor-dielectric interface. Hence, it is proposed that the lower carrier concentration in the bulk channel avoids the generation of trapped charge during continuous bias. OTS treatment on the base metal and vertical sidewall, however, can further suppress the on-voltage shift to be 0.05 V after 3000 s stress. The improved pore filling as well as the passivation of interface states may explain the improvement due to OTS treatment [50] . Figure 9(c) shows the on-state current and off-state current of the SCLT without passivation traced in the air. After four days, the off-state current increased to 10 −3 mA cm −2 . The oxygen-doping effect is a probable cause of the degradation [69] . The long-term lifetime of the SCLT is evaluated by using a glass sealing passivation. A typical glass sealing process is used to cap a glass onto the SCLT and seal the surrounding area with UV glue. The on-state and off-state currents of the SCLT are then traced in air for 86 days, as shown in figure 9(d) . No apparent degradation is observed, ensuring that there is no intrinsic degradation phenomenon in a well-passivated SCLT. In the future, reliability and lifetime can be further evaluated in a requested temperature and humidity environment. Thin-film passivation is also needed for SCLT on a flexible substrate.
Finally, the bending durability of the SCLT is investigated by fabricating an SCLT on a polyethylene naphthalate (PEN) substrate, as shown in figure 10(a) . The SCLT on the PEN substrate exhibits a performance similar to the SCLT on a glass substrate. Figure 10(b) shows the output characteristics of the SCLT on the PEN substrate. An output current of 7.4 mA cm −2 at 2.4 V and an on/off current ratio of 7700 are obtained. Compared with the SCLT on the glass substrate (i.e., the SCLT in figure 9(a) ), the large enough on-state current and the very low off-state current in figure 10(b) imply that there is no degradation of the SCLT on the PEN substrate. The SCLT on the PEN substrate is then bended in a glove box to test the bending durability, which is shown in figure 10(c) . The bend radius is 1-2 cm with manual bending. As shown in figure 10(d) , the on-state current and the off-state current are almost not changed after bending 1000 times. The result reveals that there is no obvious degradation in the SCLT during bending. Thin-film passivation is required in the future to test the bending durability in ambient air.
Metal grid fabrication for large-area processing
The metallic nanogrid is the core of the SCLT. In the grid, there is an array of hole openings with a diameter of 100-200 nm on a metal film with thickness around 50 nm. Such a feature could be, in principle, made by electron-beam lithography. Electron beam lithography, however, is very expensive and incompatible with the target of low cost solution-processed devices. One great aspect of the nanotechnology is the new method to realize nanostructures without the top-down lithography. One of the main goals of this work is to come up with a nanotechnology that can be used to fabricate the nanogrid with high reproducibility and low cost for a large area. So far, we have studied three approaches: non-closed-packed random PS spheres as a shadow mask, plasma-etched close-packed PS spheres as a shadow mask, and nanoimprint with a mold made by laser interference lithography.
6.1. Nanoimprint SCLT Nanoimprint technology has been included in the lithography roadmap of the International Technology Roadmap for Semiconductors for almost a decade [70] . Large-area nanoimprint has also been successfully demonstrated using the rolling printing concept [71, 72] . In the SCLT, nanoimprint technology is also used to fabricate the base metal grid structure. The process flow is shown in figure 11(a) . First a layer of photo resist is deposited onto the layer of base electrode on PVP/emitter substrate. After imprinting the photo resist and removing the residue with plasma, the underlying base electrode is etched through by using a standard aluminum wet-etching process. Then, with the opening in the aluminum base electrode, a vertical channel can be formed by etching through the underlying PVP layer in opening regions. Finally, the channel semiconductor and top electrode are deposited to finish the transistor. The key to fabricate an Imprint-SCLT with a high on/off current ratio is controlling the opening diameter to be down to 100 nm. To avoid the high production cost such as the e-beam writing, the proposed imprint mold is produced by writing the photo-resist (PR) hole array with interference lithography [49] . To enable easy control of the hole diameter, atomic-layer-deposited (ALD) Al 2 O 3 thin film can be used to cover the PR hole array to reduce the hole diameter and to strengthen the mechanical property of the mold. Figure 11 (b) shows a top-view SEM image of the PR pattern after growing ALD Al 2 O 3 . The diameter is reduced by 50% after Al 2 O 3 coverage to be around 90 nm. After transferring the hole pattern to Al by wet etching, the underlying PVP layer is etched through by oxygen plasma to form vertical channels 200 nm in diameter, as shown in figure 11(c) . Using the ALD-assisted nanoimprint, an Imprint-SCLT with an on/off current ratio as high as 11 000 can be reliably fabricated, as shown in figure 11(d) [51] . The output current is 4.3 mA cm −2 at 1.5 V. The success in the Imprint-SCLT indicates that the nanoimprint technology can be a possible commercialization technology for future SCLT applications.
Blade-coated PS spheres
The purpose of this work is to transform the unreliable labscale metal grid fabrication to a highly reliable large-area fabrication suitable for mass production. The PS sphere with a well-defined diameter is a well-known template for nanostructures. PS spheres can form two-dimensional or threedimensional close-packed structures, which are commonly used as photonic crystals. In the SCLT, the desired metal grid has a high density of separated holes. Therefore, if PS spheres are used as the shadow mask for Al base evaporation, as shown in figures 4(c) and (d), they should have a high density and separated distribution.
Aggregates of PS spheres result in large holes in the metal grid. The current through the large holes cannot be controlled by the surrounding metal potential; therefore, it leads to a large off-state current of the transistor. The commercial PS spheres are in colloid suspension in ethanol, and their surfaces are electrically charged in the ethanol solution. They recombine with the counter ions in the ethanol and become neutralized when the ethanol evaporates. For the SCLT reported in sections 3-5 in this paper, the PS spheres are deposited by a dipping method in the transistor fabrication. The dipping method can only be applied to a small area and is strongly dependent on human factors. It is therefore unlikely to be the method for future mass production. There are two ideas in the dipping process. First, only a monolayer of PS spheres is needed, and all the spheres not adsorbed on the substrate must be removed. Otherwise, the shadow of the vertical stacking will cause large openings in the base. Second, the aggregates of spheres should be avoided to prevent large openings.
Those conditions need to be satisfied with a high density of spheres. The process for the dipping method shown in figure 4(g) is described in section 2.2. The resulting high density of separated spheres is shown in figure 12(f) . The preceding dipping process is sensitive to the hand-done dipping and blow-dry steps; therefore, it has limited reproducibility and is not well-suited for large-area uniformity. In order to develop a process suitable for mass production in a large area, we invented a way to deposit the spheres using blade coating [48] . Once again, the two ideas of monolayer coverage and absence of aggregation are to be implemented. The process is shown in figures 12(a)-(e) .
The ethanol suspension of spheres is first deposited on the substrate by a cylindrical blade, which is separated from the substrate by a 120 μm gap. An ethanol layer with thickness around the gap size is formed. Some of the spheres in the ethanol layer are adsorbed on the substrate to form a monolayer. In order to rinse away the other spheres, hot IPA is poured onto the wet substrate. A blade with a 60 μm gap is then used to push away the residual IPA except for a thin wet layer whose thickness is around the gap size. The IPA is then poured over again to rinse and the blade is applied again. The cycle in figures 12(c) and (d) is repeated 3-4 times in order to remove all the spheres that are not adsorbed. Finally, gentle and uniform wind from a hair dryer is applied to dry the remaining IPA. The sphere distribution by the blade-coating process is shown in figure 12(g) . The density is high and uniform in area over the range of a few centimeters. In principle, it can be extended to tens of centimeters. This is in sharp contrast to the dipping process, which usually gives uniform area in the millimeter range only. Even though there are some aggregates, the amount is not large enough to cause major problems for the transistor off-state current. Figure 12 (h) shows the output characteristics of the SCLT with blade-coated PS spheres. The output current is 2.5 mA cm −2 at 1.8 V, which is similar to the performance of the SCLT with dipping PS spheres. This demonstrates that the colloid lithography for the random opening metal grid can go beyond the laboratory and becomes a practical mass production technology.
Summary
In summary, a solution-processed vertical organic transistor is a promising candidate in next-generation printed electronics on a flexible substrate. With the concept of a solid-state vacuum tube, we can increase the on/off current ratio in the SCLT by enlarging the aspect ratio in the vertical channel. The grid vertical sidewall can also be used to induce the chain packing in polymer semiconductors and to induce the crystal growth in small molecules such as rubrene. The surface energy on the vertical sidewall can also be modified using SAM treatment. With a proper surface energy, pore filling can also be improved. The enhanced chain packing and improved pore filling then give rise to a large output current at low operating voltage.
SAM modification also causes the shift of turn-on voltage, hence a partial SAM treatment on substrate allows the integration of an enhancement-mode SCLT and a depletionmode SCLT to form a 1 V inverter with a gain around 10-30 V V −1 . Compared to conventional OFET with a channel accumulated at the semiconductor-dielectric interface, the vertical organic transistor exhibits a bulk-conduction channel and hence avoids severe defect generation and charge trapping during a continuous bias. The good bias-stress reliability in SCLTs facilitates the applications in low power circuitry and in display. A flexible SCLT is also realized by fabricating an SCLT on the PEN substrate. After bending 1000 times, no degradation can be observed in transistor performance.
To develop large-area processing, the key process to fabricate the grid-like metal is evaluated using nanoimprint technology and a novel blade-coated nanosphere process. For the Imprint-SCLT, reliable, good transistor performance can be achieved using ALD film to strengthen the mold structure and reduce the feature diameter of 100-200 nm. The uniform non-closed-packed nanosphere on the substrate with several centimeters range is also successfully obtained using the blade-coating process to replace the conventional lab-scale dipping process. Both nanoimprint and blade-coated nanospheres are promising for use in the future development of SCLT circuitry or SCLT arrays. The low production cost, the acceptable performance, and the process scaling-up ability make SCLTs a promising candidate for printed electronics and for low cost display. 
